p!ranha?
Server IP : 103.169.32.36  /  Your IP : 216.73.217.13
Web Server : Apache
System : Linux web.dpmptsp 3.10.0-1160.119.1.el7.x86_64 #1 SMP Tue Jun 4 14:43:51 UTC 2024 x86_64
User : apache ( 48)
PHP Version : 5.6.40
Disable Function : NONE
MySQL : ON  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : ON  |  Sudo : ON  |  Pkexec : ON
Directory :  /usr/include/linux/

Upload File :
Curr3nt_D!r [ Writeable ] D0cum3nt_r0Ot [ Writeable ]

 
Command :
Current File : /usr/include/linux/v4l2-dv-timings.h
/*
 * V4L2 DV timings header.
 *
 * Copyright (C) 2012  Hans Verkuil <hans.verkuil@cisco.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
 * 02110-1301 USA
 */

#ifndef _V4L2_DV_TIMINGS_H
#define _V4L2_DV_TIMINGS_H

#if __GNUC__ < 4 || (__GNUC__ == 4 && (__GNUC_MINOR__ < 6))
/* Sadly gcc versions older than 4.6 have a bug in how they initialize
   anonymous unions where they require additional curly brackets.
   This violates the C1x standard. This workaround adds the curly brackets
   if needed. */
#define V4L2_INIT_BT_TIMINGS(_width, args...) \
	{ .bt = { _width , ## args } }
#else
#define V4L2_INIT_BT_TIMINGS(_width, args...) \
	.bt = { _width , ## args }
#endif

/* CEA-861-E timings (i.e. standard HDTV timings) */

#define V4L2_DV_BT_CEA_640X480P59_94 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \
		25175000, 16, 96, 48, 10, 2, 33, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, 0) \
}

/* Note: these are the nominal timings, for HDMI links this format is typically
 * double-clocked to meet the minimum pixelclock requirements.  */
#define V4L2_DV_BT_CEA_720X480I59_94 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(720, 480, 1, 0, \
		13500000, 19, 62, 57, 4, 3, 15, 4, 3, 16, \
		V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_HALF_LINE) \
}

#define V4L2_DV_BT_CEA_720X480P59_94 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(720, 480, 0, 0, \
		27000000, 16, 62, 60, 9, 6, 30, 0, 0, 0, \
		V4L2_DV_BT_STD_CEA861, 0) \
}

/* Note: these are the nominal timings, for HDMI links this format is typically
 * double-clocked to meet the minimum pixelclock requirements.  */
#define V4L2_DV_BT_CEA_720X576I50 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(720, 576, 1, 0, \
		13500000, 12, 63, 69, 2, 3, 19, 2, 3, 20, \
		V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_HALF_LINE) \
}

#define V4L2_DV_BT_CEA_720X576P50 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(720, 576, 0, 0, \
		27000000, 12, 64, 68, 5, 5, 39, 0, 0, 0, \
		V4L2_DV_BT_STD_CEA861, 0) \
}

#define V4L2_DV_BT_CEA_1280X720P24 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 720, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		59400000, 1760, 40, 220, 5, 5, 20, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
		V4L2_DV_FL_CAN_REDUCE_FPS) \
}

#define V4L2_DV_BT_CEA_1280X720P25 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 720, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		74250000, 2420, 40, 220, 5, 5, 20, 0, 0, 0, \
		V4L2_DV_BT_STD_CEA861, 0) \
}

#define V4L2_DV_BT_CEA_1280X720P30 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 720, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		74250000, 1760, 40, 220, 5, 5, 20, 0, 0, 0, \
		V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_CAN_REDUCE_FPS) \
}

#define V4L2_DV_BT_CEA_1280X720P50 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 720, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		74250000, 440, 40, 220, 5, 5, 20, 0, 0, 0, \
		V4L2_DV_BT_STD_CEA861, 0) \
}

#define V4L2_DV_BT_CEA_1280X720P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 720, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		74250000, 110, 40, 220, 5, 5, 20, 0, 0, 0, \
		V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_CAN_REDUCE_FPS) \
}

#define V4L2_DV_BT_CEA_1920X1080P24 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		74250000, 638, 44, 148, 4, 5, 36, 0, 0, 0, \
		V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_CAN_REDUCE_FPS) \
}

#define V4L2_DV_BT_CEA_1920X1080P25 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		74250000, 528, 44, 148, 4, 5, 36, 0, 0, 0, \
		V4L2_DV_BT_STD_CEA861, 0) \
}

#define V4L2_DV_BT_CEA_1920X1080P30 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		74250000, 88, 44, 148, 4, 5, 36, 0, 0, 0, \
		V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_CAN_REDUCE_FPS) \
}

#define V4L2_DV_BT_CEA_1920X1080I50 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1080, 1, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		74250000, 528, 44, 148, 2, 5, 15, 2, 5, 16, \
		V4L2_DV_BT_STD_CEA861, V4L2_DV_FL_HALF_LINE) \
}

#define V4L2_DV_BT_CEA_1920X1080P50 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		148500000, 528, 44, 148, 4, 5, 36, 0, 0, 0, \
		V4L2_DV_BT_STD_CEA861, 0) \
}

#define V4L2_DV_BT_CEA_1920X1080I60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1080, 1, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		74250000, 88, 44, 148, 2, 5, 15, 2, 5, 16, \
		V4L2_DV_BT_STD_CEA861, \
		V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_HALF_LINE) \
}

#define V4L2_DV_BT_CEA_1920X1080P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		148500000, 88, 44, 148, 4, 5, 36, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \
		V4L2_DV_FL_CAN_REDUCE_FPS) \
}


/* VESA Discrete Monitor Timings as per version 1.0, revision 12 */

#define V4L2_DV_BT_DMT_640X350P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(640, 350, 0, V4L2_DV_HSYNC_POS_POL, \
		31500000, 32, 64, 96, 32, 3, 60, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_640X400P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(640, 400, 0, V4L2_DV_VSYNC_POS_POL, \
		31500000, 32, 64, 96, 1, 3, 41, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_720X400P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(720, 400, 0, V4L2_DV_VSYNC_POS_POL, \
		35500000, 36, 72, 108, 1, 3, 42, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

/* VGA resolutions */
#define V4L2_DV_BT_DMT_640X480P60 V4L2_DV_BT_CEA_640X480P59_94

#define V4L2_DV_BT_DMT_640X480P72 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \
		31500000, 24, 40, 128, 9, 3, 28, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_640X480P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \
		31500000, 16, 64, 120, 1, 3, 16, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_640X480P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \
		36000000, 56, 56, 80, 1, 3, 25, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

/* SVGA resolutions */
#define V4L2_DV_BT_DMT_800X600P56 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(800, 600, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		36000000, 24, 72, 128, 1, 2, 22, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_800X600P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(800, 600, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		40000000, 40, 128, 88, 1, 4, 23, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_800X600P72 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(800, 600, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		50000000, 56, 120, 64, 37, 6, 23, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_800X600P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(800, 600, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		49500000, 16, 80, 160, 1, 3, 21, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_800X600P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(800, 600, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		56250000, 32, 64, 152, 1, 3, 27, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_800X600P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(800, 600, 0, V4L2_DV_HSYNC_POS_POL, \
		73250000, 48, 32, 80, 3, 4, 29, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_848X480P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(848, 480, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		33750000, 16, 112, 112, 6, 8, 23, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1024X768I43 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1024, 768, 1, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		44900000, 8, 176, 56, 0, 4, 20, 0, 4, 21, \
		V4L2_DV_BT_STD_DMT, 0) \
}

/* XGA resolutions */
#define V4L2_DV_BT_DMT_1024X768P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1024, 768, 0, 0, \
		65000000, 24, 136, 160, 3, 6, 29, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1024X768P70 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1024, 768, 0, 0, \
		75000000, 24, 136, 144, 3, 6, 29, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1024X768P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1024, 768, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		78750000, 16, 96, 176, 1, 3, 28, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1024X768P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1024, 768, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		94500000, 48, 96, 208, 1, 3, 36, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1024X768P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1024, 768, 0, V4L2_DV_HSYNC_POS_POL, \
		115500000, 48, 32, 80, 3, 4, 38, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

/* XGA+ resolution */
#define V4L2_DV_BT_DMT_1152X864P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1152, 864, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		108000000, 64, 128, 256, 1, 3, 32, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1280X720P60 V4L2_DV_BT_CEA_1280X720P60

/* WXGA resolutions */
#define V4L2_DV_BT_DMT_1280X768P60_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_HSYNC_POS_POL, \
		68250000, 48, 32, 80, 3, 7, 12, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1280X768P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \
		79500000, 64, 128, 192, 3, 7, 20, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1280X768P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \
		102250000, 80, 128, 208, 3, 7, 27, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1280X768P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \
		117500000, 80, 136, 216, 3, 7, 31, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1280X768P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_HSYNC_POS_POL, \
		140250000, 48, 32, 80, 3, 7, 35, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1280X800P60_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_HSYNC_POS_POL, \
		71000000, 48, 32, 80, 3, 6, 14, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1280X800P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \
		83500000, 72, 128, 200, 3, 6, 22, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1280X800P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \
		106500000, 80, 128, 208, 3, 6, 29, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1280X800P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \
		122500000, 80, 136, 216, 3, 6, 34, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1280X800P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_HSYNC_POS_POL, \
		146250000, 48, 32, 80, 3, 6, 38, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1280X960P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 960, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		108000000, 96, 112, 312, 1, 3, 36, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1280X960P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 960, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		148500000, 64, 160, 224, 1, 3, 47, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1280X960P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 960, 0, V4L2_DV_HSYNC_POS_POL, \
		175500000, 48, 32, 80, 3, 4, 50, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

/* SXGA resolutions */
#define V4L2_DV_BT_DMT_1280X1024P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		108000000, 48, 112, 248, 1, 3, 38, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1280X1024P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		135000000, 16, 144, 248, 1, 3, 38, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1280X1024P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		157500000, 64, 160, 224, 1, 3, 44, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1280X1024P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1280, 1024, 0, V4L2_DV_HSYNC_POS_POL, \
		187250000, 48, 32, 80, 3, 7, 50, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1360X768P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1360, 768, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		85500000, 64, 112, 256, 3, 6, 18, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1360X768P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1360, 768, 0, V4L2_DV_HSYNC_POS_POL, \
		148250000, 48, 32, 80, 3, 5, 37, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1366X768P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1366, 768, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		85500000, 70, 143, 213, 3, 3, 24, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1366X768P60_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1366, 768, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		72000000, 14, 56, 64, 1, 3, 28, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \
}

/* SXGA+ resolutions */
#define V4L2_DV_BT_DMT_1400X1050P60_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_HSYNC_POS_POL, \
		101000000, 48, 32, 80, 3, 4, 23, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1400X1050P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \
		121750000, 88, 144, 232, 3, 4, 32, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1400X1050P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \
		156000000, 104, 144, 248, 3, 4, 42, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1400X1050P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \
		179500000, 104, 152, 256, 3, 4, 48, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1400X1050P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_HSYNC_POS_POL, \
		208000000, 48, 32, 80, 3, 4, 55, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

/* WXGA+ resolutions */
#define V4L2_DV_BT_DMT_1440X900P60_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_HSYNC_POS_POL, \
		88750000, 48, 32, 80, 3, 6, 17, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1440X900P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \
		106500000, 80, 152, 232, 3, 6, 25, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1440X900P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \
		136750000, 96, 152, 248, 3, 6, 33, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1440X900P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \
		157000000, 104, 152, 256, 3, 6, 39, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1440X900P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_HSYNC_POS_POL, \
		182750000, 48, 32, 80, 3, 6, 44, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1600X900P60_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1600, 900, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		108000000, 24, 80, 96, 1, 3, 96, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \
}

/* UXGA resolutions */
#define V4L2_DV_BT_DMT_1600X1200P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		162000000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1600X1200P65 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		175500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1600X1200P70 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		189000000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1600X1200P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		202500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1600X1200P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		229500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1600X1200P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1600, 1200, 0, V4L2_DV_HSYNC_POS_POL, \
		268250000, 48, 32, 80, 3, 4, 64, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

/* WSXGA+ resolutions */
#define V4L2_DV_BT_DMT_1680X1050P60_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_HSYNC_POS_POL, \
		119000000, 48, 32, 80, 3, 6, 21, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1680X1050P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \
		146250000, 104, 176, 280, 3, 6, 30, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1680X1050P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \
		187000000, 120, 176, 296, 3, 6, 40, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1680X1050P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \
		214750000, 128, 176, 304, 3, 6, 46, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1680X1050P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_HSYNC_POS_POL, \
		245500000, 48, 32, 80, 3, 6, 53, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1792X1344P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_VSYNC_POS_POL, \
		204750000, 128, 200, 328, 1, 3, 46, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1792X1344P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_VSYNC_POS_POL, \
		261000000, 96, 216, 352, 1, 3, 69, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1792X1344P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_HSYNC_POS_POL, \
		333250000, 48, 32, 80, 3, 4, 72, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1856X1392P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_VSYNC_POS_POL, \
		218250000, 96, 224, 352, 1, 3, 43, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1856X1392P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_VSYNC_POS_POL, \
		288000000, 128, 224, 352, 1, 3, 104, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1856X1392P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_HSYNC_POS_POL, \
		356500000, 48, 32, 80, 3, 4, 75, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1920X1080P60 V4L2_DV_BT_CEA_1920X1080P60

/* WUXGA resolutions */
#define V4L2_DV_BT_DMT_1920X1200P60_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_HSYNC_POS_POL, \
		154000000, 48, 32, 80, 3, 6, 26, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1920X1200P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \
		193250000, 136, 200, 336, 3, 6, 36, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1920X1200P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \
		245250000, 136, 208, 344, 3, 6, 46, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1920X1200P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \
		281250000, 144, 208, 352, 3, 6, 53, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_1920X1200P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_HSYNC_POS_POL, \
		317000000, 48, 32, 80, 3, 6, 62, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1920X1440P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_VSYNC_POS_POL, \
		234000000, 128, 208, 344, 1, 3, 56, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1920X1440P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_VSYNC_POS_POL, \
		297000000, 144, 224, 352, 1, 3, 56, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#define V4L2_DV_BT_DMT_1920X1440P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_HSYNC_POS_POL, \
		380500000, 48, 32, 80, 3, 4, 78, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_2048X1152P60_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(2048, 1152, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		162000000, 26, 80, 96, 1, 3, 44, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \
}

/* WQXGA resolutions */
#define V4L2_DV_BT_DMT_2560X1600P60_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_HSYNC_POS_POL, \
		268500000, 48, 32, 80, 3, 6, 37, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_2560X1600P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \
		348500000, 192, 280, 472, 3, 6, 49, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_2560X1600P75 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \
		443250000, 208, 280, 488, 3, 6, 63, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_2560X1600P85 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \
		505250000, 208, 280, 488, 3, 6, 73, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \
}

#define V4L2_DV_BT_DMT_2560X1600P120_RB { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_HSYNC_POS_POL, \
		552750000, 48, 32, 80, 3, 6, 85, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \
		V4L2_DV_FL_REDUCED_BLANKING) \
}

#define V4L2_DV_BT_DMT_1366X768P60 { \
	.type = V4L2_DV_BT_656_1120, \
	V4L2_INIT_BT_TIMINGS(1366, 768, 0, \
		V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \
		85500000, 70, 143, 213, 3, 3, 24, 0, 0, 0, \
		V4L2_DV_BT_STD_DMT, 0) \
}

#endif
N4m3
5!z3
L45t M0d!f!3d
0wn3r / Gr0up
P3Rm!55!0n5
0pt!0n5
..
--
September 29 2025 07:00:20
0 / 0
0755
byteorder
--
September 29 2025 07:00:07
0 / 0
0755
caif
--
September 29 2025 07:00:07
0 / 0
0755
can
--
September 29 2025 07:00:07
0 / 0
0755
dvb
--
September 29 2025 07:00:08
0 / 0
0755
hdlc
--
September 29 2025 07:00:08
0 / 0
0755
hsi
--
September 29 2025 07:00:08
0 / 0
0755
iio
--
September 29 2025 07:00:08
0 / 0
0755
isdn
--
September 29 2025 07:00:08
0 / 0
0755
mmc
--
September 29 2025 07:00:08
0 / 0
0755
netfilter
--
September 29 2025 07:00:08
0 / 0
0755
netfilter_arp
--
September 29 2025 07:00:08
0 / 0
0755
netfilter_bridge
--
September 29 2025 07:00:08
0 / 0
0755
netfilter_ipv4
--
September 29 2025 07:00:08
0 / 0
0755
netfilter_ipv6
--
September 29 2025 07:00:08
0 / 0
0755
nfsd
--
September 29 2025 07:00:08
0 / 0
0755
raid
--
September 29 2025 07:00:08
0 / 0
0755
spi
--
September 29 2025 07:00:08
0 / 0
0755
sunrpc
--
September 29 2025 07:00:08
0 / 0
0755
tc_act
--
September 29 2025 07:00:08
0 / 0
0755
tc_ematch
--
September 29 2025 07:00:08
0 / 0
0755
usb
--
September 29 2025 07:00:08
0 / 0
0755
wimax
--
September 29 2025 07:00:08
0 / 0
0755
a.out.h
7.147 KB
June 04 2024 14:54:59
0 / 0
0644
acct.h
3.584 KB
June 04 2024 14:54:59
0 / 0
0644
adb.h
1.052 KB
June 04 2024 14:54:59
0 / 0
0644
adfs_fs.h
0.853 KB
June 04 2024 14:54:59
0 / 0
0644
affs_hardblocks.h
1.446 KB
June 04 2024 14:54:59
0 / 0
0644
agpgart.h
3.828 KB
June 04 2024 14:54:59
0 / 0
0644
aio_abi.h
3.102 KB
June 04 2024 14:54:59
0 / 0
0644
apm_bios.h
3.462 KB
June 04 2024 14:54:59
0 / 0
0644
arcfb.h
0.146 KB
June 04 2024 14:54:59
0 / 0
0644
atalk.h
0.938 KB
June 04 2024 14:54:59
0 / 0
0644
atm.h
7.642 KB
June 04 2024 14:54:59
0 / 0
0644
atm_eni.h
0.571 KB
June 04 2024 14:54:59
0 / 0
0644
atm_he.h
0.335 KB
June 04 2024 14:54:59
0 / 0
0644
atm_idt77105.h
0.871 KB
June 04 2024 14:54:59
0 / 0
0644
atm_nicstar.h
1.187 KB
June 04 2024 14:54:59
0 / 0
0644
atm_tcp.h
1.522 KB
June 04 2024 14:54:59
0 / 0
0644
atm_zatm.h
1.568 KB
June 04 2024 14:54:59
0 / 0
0644
atmapi.h
0.868 KB
June 04 2024 14:54:59
0 / 0
0644
atmarp.h
1.204 KB
June 04 2024 14:54:59
0 / 0
0644
atmbr2684.h
3.133 KB
June 04 2024 14:54:59
0 / 0
0644
atmclip.h
0.501 KB
June 04 2024 14:54:59
0 / 0
0644
atmdev.h
7.436 KB
June 04 2024 14:54:59
0 / 0
0644
atmioc.h
1.546 KB
June 04 2024 14:54:59
0 / 0
0644
atmlec.h
2.264 KB
June 04 2024 14:54:59
0 / 0
0644
atmmpc.h
4.065 KB
June 04 2024 14:54:59
0 / 0
0644
atmppp.h
0.563 KB
June 04 2024 14:54:59
0 / 0
0644
atmsap.h
4.792 KB
June 04 2024 14:54:59
0 / 0
0644
atmsvc.h
1.748 KB
June 04 2024 14:54:59
0 / 0
0644
audit.h
18.03 KB
June 04 2024 14:54:59
0 / 0
0644
auto_fs.h
2.533 KB
June 04 2024 14:54:59
0 / 0
0644
auto_fs4.h
4.296 KB
June 04 2024 14:54:59
0 / 0
0644
auxvec.h
1.399 KB
June 04 2024 14:54:59
0 / 0
0644
ax25.h
2.696 KB
June 04 2024 14:54:59
0 / 0
0644
b1lli.h
1.615 KB
June 04 2024 14:54:59
0 / 0
0644
baycom.h
0.801 KB
June 04 2024 14:54:59
0 / 0
0644
bfs_fs.h
1.787 KB
June 04 2024 14:54:59
0 / 0
0644
binfmts.h
0.552 KB
June 04 2024 14:54:59
0 / 0
0644
blkpg.h
1.531 KB
June 04 2024 14:54:59
0 / 0
0644
blktrace_api.h
4.385 KB
June 04 2024 14:54:59
0 / 0
0644
bpf.h
22.037 KB
June 04 2024 14:54:59
0 / 0
0644
bpf_common.h
1.201 KB
June 04 2024 14:54:59
0 / 0
0644
bpf_perf_event.h
0.442 KB
June 04 2024 14:54:59
0 / 0
0644
bpqether.h
0.93 KB
June 04 2024 14:54:59
0 / 0
0644
bsg.h
2.374 KB
June 04 2024 14:54:59
0 / 0
0644
bt-bmc.h
0.496 KB
June 04 2024 14:54:59
0 / 0
0644
btrfs.h
25.072 KB
June 04 2024 14:54:59
0 / 0
0644
can.h
5.464 KB
June 04 2024 14:54:59
0 / 0
0644
capability.h
11.253 KB
June 04 2024 14:54:59
0 / 0
0644
capi.h
2.985 KB
June 04 2024 14:54:59
0 / 0
0644
cciss_defs.h
3.143 KB
June 04 2024 14:54:59
0 / 0
0644
cciss_ioctl.h
2.635 KB
June 04 2024 14:54:59
0 / 0
0644
cdrom.h
28.121 KB
June 04 2024 14:54:59
0 / 0
0644
cgroupstats.h
2.104 KB
June 04 2024 14:54:59
0 / 0
0644
chio.h
5.157 KB
June 04 2024 14:54:59
0 / 0
0644
cm4000_cs.h
1.678 KB
June 04 2024 14:54:59
0 / 0
0644
cn_proc.h
3.193 KB
June 04 2024 14:54:59
0 / 0
0644
coda.h
17.095 KB
June 04 2024 14:54:59
0 / 0
0644
coda_psdev.h
0.703 KB
June 04 2024 14:54:59
0 / 0
0644
coff.h
12.122 KB
June 04 2024 14:54:59
0 / 0
0644
connector.h
2.138 KB
June 04 2024 14:54:59
0 / 0
0644
const.h
0.657 KB
June 04 2024 14:54:59
0 / 0
0644
cramfs_fs.h
2.685 KB
June 04 2024 14:54:59
0 / 0
0644
cuda.h
0.822 KB
June 04 2024 14:54:59
0 / 0
0644
cyclades.h
16.646 KB
June 04 2024 14:54:59
0 / 0
0644
cycx_cfm.h
2.857 KB
June 04 2024 14:54:59
0 / 0
0644
dcbnl.h
24.504 KB
June 04 2024 14:54:59
0 / 0
0644
dccp.h
6.224 KB
June 04 2024 14:54:59
0 / 0
0644
devlink.h
9.66 KB
June 04 2024 14:54:59
0 / 0
0644
dlm.h
2.432 KB
June 04 2024 14:54:59
0 / 0
0644
dlm_device.h
2.422 KB
June 04 2024 14:54:59
0 / 0
0644
dlm_netlink.h
1.039 KB
June 04 2024 14:54:59
0 / 0
0644
dlm_plock.h
0.812 KB
June 04 2024 14:54:59
0 / 0
0644
dlmconstants.h
4.899 KB
June 04 2024 14:54:59
0 / 0
0644
dm-ioctl.h
10.552 KB
June 04 2024 14:54:59
0 / 0
0644
dm-log-userspace.h
14.817 KB
June 04 2024 14:54:59
0 / 0
0644
dn.h
4.42 KB
June 04 2024 14:54:59
0 / 0
0644
dqblk_xfs.h
8.725 KB
June 04 2024 14:54:59
0 / 0
0644
edd.h
5.411 KB
June 04 2024 14:54:59
0 / 0
0644
efs_fs_sb.h
2.113 KB
June 04 2024 14:54:59
0 / 0
0644
elf-em.h
1.832 KB
June 04 2024 14:54:59
0 / 0
0644
elf-fdpic.h
1.035 KB
June 04 2024 14:54:59
0 / 0
0644
elf.h
12.688 KB
June 04 2024 14:54:59
0 / 0
0644
elfcore.h
2.863 KB
June 04 2024 14:54:59
0 / 0
0644
errno.h
0.022 KB
June 04 2024 14:54:59
0 / 0
0644
errqueue.h
1.101 KB
June 04 2024 14:54:59
0 / 0
0644
ethtool.h
71.113 KB
June 04 2024 14:54:59
0 / 0
0644
eventpoll.h
1.759 KB
June 04 2024 14:54:59
0 / 0
0644
fadvise.h
0.761 KB
June 04 2024 14:54:59
0 / 0
0644
falloc.h
2.717 KB
June 04 2024 14:54:59
0 / 0
0644
fanotify.h
3.524 KB
June 04 2024 14:54:59
0 / 0
0644
fb.h
15.999 KB
June 04 2024 14:54:59
0 / 0
0644
fcntl.h
2.162 KB
June 04 2024 14:54:59
0 / 0
0644
fd.h
11.312 KB
June 04 2024 14:54:59
0 / 0
0644
fdreg.h
5.231 KB
June 04 2024 14:54:59
0 / 0
0644
fib_rules.h
1.58 KB
June 04 2024 14:54:59
0 / 0
0644
fiemap.h
2.648 KB
June 04 2024 14:54:59
0 / 0
0644
filter.h
1.994 KB
June 04 2024 14:54:59
0 / 0
0644
firewire-cdev.h
42.857 KB
June 04 2024 14:54:59
0 / 0
0644
firewire-constants.h
3.155 KB
June 04 2024 14:54:59
0 / 0
0644
flat.h
2.036 KB
June 04 2024 14:54:59
0 / 0
0644
fou.h
0.603 KB
June 04 2024 14:54:59
0 / 0
0644
fs.h
8.472 KB
June 04 2024 14:54:59
0 / 0
0644
fsl_hypervisor.h
7.048 KB
June 04 2024 14:54:59
0 / 0
0644
fuse.h
16.406 KB
June 04 2024 14:54:59
0 / 0
0644
futex.h
4.814 KB
June 04 2024 14:54:59
0 / 0
0644
gameport.h
0.814 KB
June 04 2024 14:54:59
0 / 0
0644
gen_stats.h
1.5 KB
June 04 2024 14:54:59
0 / 0
0644
genetlink.h
1.816 KB
June 04 2024 14:54:59
0 / 0
0644
gfs2_ondisk.h
12.004 KB
June 04 2024 14:54:59
0 / 0
0644
gigaset_dev.h
1.346 KB
June 04 2024 14:54:59
0 / 0
0644
hdlc.h
0.561 KB
June 04 2024 14:54:59
0 / 0
0644
hdlcdrv.h
2.778 KB
June 04 2024 14:54:59
0 / 0
0644
hdreg.h
22.109 KB
June 04 2024 14:54:59
0 / 0
0644
hid.h
1.794 KB
June 04 2024 14:54:59
0 / 0
0644
hiddev.h
6.134 KB
June 04 2024 14:54:59
0 / 0
0644
hidraw.h
1.414 KB
June 04 2024 14:54:59
0 / 0
0644
hpet.h
0.664 KB
June 04 2024 14:54:59
0 / 0
0644
hw_breakpoint.h
0.663 KB
June 04 2024 14:54:59
0 / 0
0644
hyperv.h
10.223 KB
June 04 2024 14:54:59
0 / 0
0644
hysdn_if.h
1.288 KB
June 04 2024 14:54:59
0 / 0
0644
i2c-dev.h
2.37 KB
June 04 2024 14:54:59
0 / 0
0644
i2c.h
6.658 KB
June 04 2024 14:54:59
0 / 0
0644
i2o-dev.h
11.222 KB
June 04 2024 14:54:59
0 / 0
0644
i8k.h
1.404 KB
June 04 2024 14:54:59
0 / 0
0644
icmp.h
2.824 KB
June 04 2024 14:54:59
0 / 0
0644
icmpv6.h
3.822 KB
June 04 2024 14:54:59
0 / 0
0644
if.h
9.262 KB
June 04 2024 14:54:59
0 / 0
0644
if_addr.h
1.698 KB
June 04 2024 14:54:59
0 / 0
0644
if_addrlabel.h
0.643 KB
June 04 2024 14:54:59
0 / 0
0644
if_alg.h
0.797 KB
June 04 2024 14:54:59
0 / 0
0644
if_arcnet.h
3.631 KB
June 04 2024 14:54:59
0 / 0
0644
if_arp.h
6.298 KB
June 04 2024 14:54:59
0 / 0
0644
if_bonding.h
4.663 KB
June 04 2024 14:54:59
0 / 0
0644
if_bridge.h
6.455 KB
June 04 2024 14:54:59
0 / 0
0644
if_cablemodem.h
0.9 KB
June 04 2024 14:54:59
0 / 0
0644
if_eql.h
1.256 KB
June 04 2024 14:54:59
0 / 0
0644
if_ether.h
7.248 KB
June 04 2024 14:54:59
0 / 0
0644
if_fc.h
1.635 KB
June 04 2024 14:54:59
0 / 0
0644
if_fddi.h
3.602 KB
June 04 2024 14:54:59
0 / 0
0644
if_frad.h
2.886 KB
June 04 2024 14:54:59
0 / 0
0644
if_hippi.h
4.073 KB
June 04 2024 14:54:59
0 / 0
0644
if_infiniband.h
1.135 KB
June 04 2024 14:54:59
0 / 0
0644
if_link.h
19.575 KB
June 04 2024 14:54:59
0 / 0
0644
if_ltalk.h
0.144 KB
June 04 2024 14:54:59
0 / 0
0644
if_macsec.h
5.422 KB
June 04 2024 14:54:59
0 / 0
0644
if_packet.h
7.154 KB
June 04 2024 14:54:59
0 / 0
0644
if_phonet.h
0.353 KB
June 04 2024 14:54:59
0 / 0
0644
if_plip.h
0.582 KB
June 04 2024 14:54:59
0 / 0
0644
if_ppp.h
0.028 KB
June 04 2024 14:54:59
0 / 0
0644
if_pppol2tp.h
3.18 KB
June 04 2024 14:54:59
0 / 0
0644
if_pppox.h
4.637 KB
June 04 2024 14:54:59
0 / 0
0644
if_slip.h
0.79 KB
June 04 2024 14:54:59
0 / 0
0644
if_team.h
2.477 KB
June 04 2024 14:54:59
0 / 0
0644
if_tun.h
3.713 KB
June 04 2024 14:54:59
0 / 0
0644
if_tunnel.h
3.033 KB
June 04 2024 14:54:59
0 / 0
0644
if_vlan.h
1.688 KB
June 04 2024 14:54:59
0 / 0
0644
if_x25.h
0.798 KB
June 04 2024 14:54:59
0 / 0
0644
ife.h
0.281 KB
June 04 2024 14:54:59
0 / 0
0644
igmp.h
2.881 KB
June 04 2024 14:54:59
0 / 0
0644
in.h
9.36 KB
June 04 2024 14:54:59
0 / 0
0644
in6.h
6.966 KB
June 04 2024 14:54:59
0 / 0
0644
in_route.h
0.853 KB
June 04 2024 14:54:59
0 / 0
0644
inet_diag.h
2.769 KB
June 04 2024 14:54:59
0 / 0
0644
inotify.h
2.846 KB
June 04 2024 14:55:00
0 / 0
0644
input.h
32.521 KB
June 04 2024 14:55:00
0 / 0
0644
ioctl.h
0.098 KB
June 04 2024 14:55:00
0 / 0
0644
ip.h
3.472 KB
June 04 2024 14:55:00
0 / 0
0644
ip6_tunnel.h
1.668 KB
June 04 2024 14:55:00
0 / 0
0644
ip_vs.h
12.766 KB
June 04 2024 14:55:00
0 / 0
0644
ipc.h
1.99 KB
June 04 2024 14:55:00
0 / 0
0644
ipmi.h
14.634 KB
June 04 2024 14:55:00
0 / 0
0644
ipmi_msgdefs.h
3.209 KB
June 04 2024 14:55:00
0 / 0
0644
ipsec.h
0.863 KB
June 04 2024 14:55:00
0 / 0
0644
ipv6.h
3.661 KB
June 04 2024 14:55:00
0 / 0
0644
ipv6_route.h
1.73 KB
June 04 2024 14:55:00
0 / 0
0644
ipx.h
1.79 KB
June 04 2024 14:55:00
0 / 0
0644
irda.h
7.314 KB
June 04 2024 14:55:00
0 / 0
0644
irqnr.h
0.102 KB
June 04 2024 14:55:00
0 / 0
0644
isdn.h
5.577 KB
June 04 2024 14:55:00
0 / 0
0644
isdn_divertif.h
1.11 KB
June 04 2024 14:55:00
0 / 0
0644
isdn_ppp.h
1.815 KB
June 04 2024 14:55:00
0 / 0
0644
isdnif.h
2.252 KB
June 04 2024 14:55:00
0 / 0
0644
iso_fs.h
6.288 KB
June 04 2024 14:55:00
0 / 0
0644
ivtv.h
2.889 KB
June 04 2024 14:55:00
0 / 0
0644
ivtvfb.h
1.116 KB
June 04 2024 14:55:00
0 / 0
0644
ixjuser.h
24.528 KB
June 04 2024 14:55:00
0 / 0
0644
jffs2.h
6.854 KB
June 04 2024 14:55:00
0 / 0
0644
joystick.h
3.497 KB
June 04 2024 14:55:00
0 / 0
0644
kd.h
6.045 KB
June 04 2024 14:55:00
0 / 0
0644
kdev_t.h
0.313 KB
June 04 2024 14:55:00
0 / 0
0644
kernel-page-flags.h
0.77 KB
June 04 2024 14:55:00
0 / 0
0644
kernel.h
0.366 KB
June 04 2024 14:55:00
0 / 0
0644
kernelcapi.h
0.934 KB
June 04 2024 14:55:00
0 / 0
0644
kexec.h
1.918 KB
June 04 2024 14:55:00
0 / 0
0644
keyboard.h
12.422 KB
June 04 2024 14:55:00
0 / 0
0644
keyctl.h
2.984 KB
June 04 2024 14:55:00
0 / 0
0644
kvm.h
33.886 KB
June 04 2024 14:55:00
0 / 0
0644
kvm_para.h
0.8 KB
June 04 2024 14:55:00
0 / 0
0644
l2tp.h
4.979 KB
June 04 2024 14:55:00
0 / 0
0644
libc-compat.h
4.031 KB
June 04 2024 14:55:00
0 / 0
0644
limits.h
0.854 KB
June 04 2024 14:55:00
0 / 0
0644
llc.h
2.981 KB
June 04 2024 14:55:00
0 / 0
0644
loop.h
2.306 KB
June 04 2024 14:55:00
0 / 0
0644
lp.h
3.723 KB
June 04 2024 14:55:00
0 / 0
0644
lwtunnel.h
0.819 KB
June 04 2024 14:55:00
0 / 0
0644
magic.h
2.902 KB
June 04 2024 14:55:00
0 / 0
0644
major.h
4.476 KB
June 04 2024 14:55:00
0 / 0
0644
map_to_7segment.h
7.019 KB
June 04 2024 14:55:00
0 / 0
0644
matroxfb.h
1.368 KB
June 04 2024 14:55:00
0 / 0
0644
mdio.h
13.738 KB
June 04 2024 14:55:00
0 / 0
0644
media.h
3.503 KB
June 04 2024 14:55:00
0 / 0
0644
mei.h
4.621 KB
June 04 2024 14:55:00
0 / 0
0644
membarrier.h
7.714 KB
June 04 2024 14:55:00
0 / 0
0644
memfd.h
0.182 KB
June 04 2024 14:55:00
0 / 0
0644
mempolicy.h
2.35 KB
June 04 2024 14:55:00
0 / 0
0644
meye.h
2.407 KB
June 04 2024 14:55:00
0 / 0
0644
mii.h
7.764 KB
June 04 2024 14:55:00
0 / 0
0644
minix_fs.h
2.011 KB
June 04 2024 14:55:00
0 / 0
0644
mman.h
0.225 KB
June 04 2024 14:55:00
0 / 0
0644
mmtimer.h
2.006 KB
June 04 2024 14:55:00
0 / 0
0644
mpls.h
1.327 KB
June 04 2024 14:55:00
0 / 0
0644
mqueue.h
2.007 KB
June 04 2024 14:55:00
0 / 0
0644
mroute.h
4.058 KB
June 04 2024 14:55:00
0 / 0
0644
mroute6.h
4.084 KB
June 04 2024 14:55:00
0 / 0
0644
msdos_fs.h
6.277 KB
June 04 2024 14:55:00
0 / 0
0644
msg.h
3.21 KB
June 04 2024 14:55:00
0 / 0
0644
mtio.h
7.922 KB
June 04 2024 14:55:00
0 / 0
0644
n_r3964.h
2.291 KB
June 04 2024 14:55:00
0 / 0
0644
nbd.h
2.342 KB
June 04 2024 14:55:00
0 / 0
0644
ncp.h
4.937 KB
June 04 2024 14:55:00
0 / 0
0644
ncp_fs.h
3.274 KB
June 04 2024 14:55:00
0 / 0
0644
ncp_mount.h
2.062 KB
June 04 2024 14:55:00
0 / 0
0644
ncp_no.h
0.636 KB
June 04 2024 14:55:00
0 / 0
0644
ndctl.h
6.601 KB
June 04 2024 14:55:00
0 / 0
0644
neighbour.h
4.167 KB
June 04 2024 14:55:00
0 / 0
0644
net.h
1.974 KB
June 04 2024 14:55:00
0 / 0
0644
net_dropmon.h
1.065 KB
June 04 2024 14:55:00
0 / 0
0644
net_namespace.h
0.595 KB
June 04 2024 14:55:00
0 / 0
0644
net_tstamp.h
4.059 KB
June 04 2024 14:55:00
0 / 0
0644
netconf.h
0.413 KB
June 04 2024 14:55:00
0 / 0
0644
netdevice.h
1.461 KB
June 04 2024 14:55:00
0 / 0
0644
netfilter.h
1.603 KB
June 04 2024 14:55:00
0 / 0
0644
netfilter_arp.h
0.371 KB
June 04 2024 14:55:00
0 / 0
0644
netfilter_bridge.h
0.75 KB
June 04 2024 14:55:00
0 / 0
0644
netfilter_decnet.h
1.828 KB
June 04 2024 14:55:00
0 / 0
0644
netfilter_ipv4.h
2.021 KB
June 04 2024 14:55:00
0 / 0
0644
netfilter_ipv6.h
2.039 KB
June 04 2024 14:55:00
0 / 0
0644
netlink.h
6.132 KB
June 04 2024 14:55:00
0 / 0
0644
netlink_diag.h
0.981 KB
June 04 2024 14:55:00
0 / 0
0644
netrom.h
0.727 KB
June 04 2024 14:55:00
0 / 0
0644
nfc.h
7.717 KB
June 04 2024 14:55:00
0 / 0
0644
nfs.h
4.306 KB
June 04 2024 14:55:00
0 / 0
0644
nfs2.h
1.372 KB
June 04 2024 14:55:00
0 / 0
0644
nfs3.h
2.242 KB
June 04 2024 14:55:00
0 / 0
0644
nfs4.h
5.954 KB
June 04 2024 14:55:00
0 / 0
0644
nfs4_mount.h
1.825 KB
June 04 2024 14:55:00
0 / 0
0644
nfs_fs.h
1.509 KB
June 04 2024 14:55:00
0 / 0
0644
nfs_idmap.h
2.19 KB
June 04 2024 14:55:00
0 / 0
0644
nfs_mount.h
2.319 KB
June 04 2024 14:55:00
0 / 0
0644
nfsacl.h
0.591 KB
June 04 2024 14:55:00
0 / 0
0644
nl80211.h
270.892 KB
June 04 2024 14:55:00
0 / 0
0644
nubus.h
8.17 KB
June 04 2024 14:55:00
0 / 0
0644
nvme_ioctl.h
1.548 KB
June 04 2024 14:55:00
0 / 0
0644
nvram.h
0.458 KB
June 04 2024 14:55:00
0 / 0
0644
omap3isp.h
20.192 KB
June 04 2024 14:55:00
0 / 0
0644
omapfb.h
5.717 KB
June 04 2024 14:55:00
0 / 0
0644
oom.h
0.438 KB
June 04 2024 14:55:00
0 / 0
0644
openvswitch.h
31.785 KB
June 04 2024 14:55:00
0 / 0
0644
packet_diag.h
1.497 KB
June 04 2024 14:55:00
0 / 0
0644
param.h
0.076 KB
June 04 2024 14:55:00
0 / 0
0644
parport.h
3.559 KB
June 04 2024 14:55:00
0 / 0
0644
patchkey.h
0.81 KB
June 04 2024 14:55:00
0 / 0
0644
pci.h
1.286 KB
June 04 2024 14:55:00
0 / 0
0644
pci_regs.h
50.789 KB
June 04 2024 14:55:00
0 / 0
0644
perf_event.h
31.959 KB
June 04 2024 14:55:00
0 / 0
0644
personality.h
1.986 KB
June 04 2024 14:55:00
0 / 0
0644
pfkeyv2.h
9.909 KB
June 04 2024 14:55:00
0 / 0
0644
pg.h
2.229 KB
June 04 2024 14:55:00
0 / 0
0644
phantom.h
1.553 KB
June 04 2024 14:55:00
0 / 0
0644
phonet.h
4.506 KB
June 04 2024 14:55:00
0 / 0
0644
pkt_cls.h
12.492 KB
June 04 2024 14:55:00
0 / 0
0644
pkt_sched.h
20.627 KB
June 04 2024 14:55:00
0 / 0
0644
pktcdvd.h
2.563 KB
June 04 2024 14:55:00
0 / 0
0644
pmu.h
5.133 KB
June 04 2024 14:55:00
0 / 0
0644
poll.h
0.021 KB
June 04 2024 14:55:00
0 / 0
0644
posix_types.h
1.011 KB
June 04 2024 14:55:00
0 / 0
0644
ppdev.h
3.073 KB
June 04 2024 14:55:00
0 / 0
0644
ppp-comp.h
2.406 KB
June 04 2024 14:55:00
0 / 0
0644
ppp-ioctl.h
5.29 KB
June 04 2024 14:55:00
0 / 0
0644
ppp_defs.h
4.926 KB
June 04 2024 14:55:00
0 / 0
0644
pps.h
4.056 KB
June 04 2024 14:55:00
0 / 0
0644
prctl.h
6.753 KB
June 04 2024 14:55:00
0 / 0
0644
psample.h
0.718 KB
June 04 2024 14:55:00
0 / 0
0644
ptp_clock.h
5.086 KB
June 04 2024 14:55:00
0 / 0
0644
ptrace.h
3.084 KB
June 04 2024 14:55:00
0 / 0
0644
qnx4_fs.h
2.212 KB
June 04 2024 14:55:00
0 / 0
0644
qnxtypes.h
0.548 KB
June 04 2024 14:55:00
0 / 0
0644
quota.h
5.778 KB
June 04 2024 14:55:00
0 / 0
0644
radeonfb.h
0.29 KB
June 04 2024 14:55:00
0 / 0
0644
random.h
1.2 KB
June 04 2024 14:55:00
0 / 0
0644
raw.h
0.295 KB
June 04 2024 14:55:00
0 / 0
0644
rds.h
7.901 KB
June 04 2024 14:55:00
0 / 0
0644
reboot.h
1.25 KB
June 04 2024 14:55:00
0 / 0
0644
reiserfs_fs.h
0.695 KB
June 04 2024 14:55:00
0 / 0
0644
reiserfs_xattr.h
0.459 KB
June 04 2024 14:55:00
0 / 0
0644
resource.h
2.088 KB
June 04 2024 14:55:00
0 / 0
0644
rfkill.h
3.501 KB
June 04 2024 14:55:00
0 / 0
0644
romfs_fs.h
1.147 KB
June 04 2024 14:55:00
0 / 0
0644
rose.h
2.118 KB
June 04 2024 14:55:00
0 / 0
0644
route.h
2.215 KB
June 04 2024 14:55:00
0 / 0
0644
rtc.h
3.854 KB
June 04 2024 14:55:00
0 / 0
0644
rtnetlink.h
17.024 KB
June 04 2024 14:55:00
0 / 0
0644
scc.h
4.428 KB
June 04 2024 14:55:00
0 / 0
0644
sched.h
2.262 KB
June 04 2024 14:55:00
0 / 0
0644
screen_info.h
2.359 KB
June 04 2024 14:55:00
0 / 0
0644
sctp.h
29.532 KB
June 04 2024 14:55:00
0 / 0
0644
sdla.h
2.71 KB
June 04 2024 14:55:00
0 / 0
0644
seccomp.h
1.829 KB
June 04 2024 14:55:00
0 / 0
0644
securebits.h
2.579 KB
June 04 2024 14:55:00
0 / 0
0644
selinux_netlink.h
1.105 KB
June 04 2024 14:55:00
0 / 0
0644
sem.h
2.542 KB
June 04 2024 14:55:00
0 / 0
0644
serial.h
3.045 KB
June 04 2024 14:55:00
0 / 0
0644
serial_core.h
5.107 KB
June 04 2024 14:55:00
0 / 0
0644
serial_reg.h
15.655 KB
June 04 2024 14:55:00
0 / 0
0644
serio.h
1.813 KB
June 04 2024 14:55:00
0 / 0
0644
shm.h
2.193 KB
June 04 2024 14:55:00
0 / 0
0644
signal.h
0.167 KB
June 04 2024 14:55:00
0 / 0
0644
signalfd.h
1.07 KB
June 04 2024 14:55:00
0 / 0
0644
snmp.h
12.415 KB
June 04 2024 14:55:00
0 / 0
0644
sock_diag.h
0.421 KB
June 04 2024 14:55:00
0 / 0
0644
socket.h
0.721 KB
June 04 2024 14:55:00
0 / 0
0644
sockios.h
5.827 KB
June 04 2024 14:55:00
0 / 0
0644
som.h
5.352 KB
June 04 2024 14:55:00
0 / 0
0644
sonet.h
2.175 KB
June 04 2024 14:55:00
0 / 0
0644
sonypi.h
5.122 KB
June 04 2024 14:55:00
0 / 0
0644
sound.h
1.146 KB
June 04 2024 14:55:00
0 / 0
0644
soundcard.h
44.959 KB
June 04 2024 14:55:00
0 / 0
0644
stat.h
1.001 KB
June 04 2024 14:55:00
0 / 0
0644
stddef.h
0.001 KB
June 04 2024 14:55:00
0 / 0
0644
string.h
0.171 KB
June 04 2024 14:55:00
0 / 0
0644
suspend_ioctls.h
1.336 KB
June 04 2024 14:55:00
0 / 0
0644
swab.h
6.362 KB
June 04 2024 14:55:00
0 / 0
0644
synclink.h
8.712 KB
June 04 2024 14:55:00
0 / 0
0644
sysctl.h
25.458 KB
June 04 2024 14:55:00
0 / 0
0644
sysinfo.h
0.963 KB
June 04 2024 14:55:00
0 / 0
0644
target_core_user.h
3.65 KB
June 04 2024 14:55:00
0 / 0
0644
taskstats.h
6.829 KB
June 04 2024 14:55:00
0 / 0
0644
tcp.h
5.93 KB
June 04 2024 14:55:00
0 / 0
0644
tcp_metrics.h
1.451 KB
June 04 2024 14:55:00
0 / 0
0644
telephony.h
8.839 KB
June 04 2024 14:55:00
0 / 0
0644
termios.h
0.433 KB
June 04 2024 14:55:00
0 / 0
0644
time.h
1.535 KB
June 04 2024 14:55:00
0 / 0
0644
times.h
0.21 KB
June 04 2024 14:55:00
0 / 0
0644
timex.h
6.165 KB
June 04 2024 14:55:00
0 / 0
0644
tiocl.h
1.627 KB
June 04 2024 14:55:00
0 / 0
0644
tipc.h
5.438 KB
June 04 2024 14:55:00
0 / 0
0644
tipc_config.h
14.104 KB
June 04 2024 14:55:00
0 / 0
0644
toshiba.h
1.243 KB
June 04 2024 14:55:00
0 / 0
0644
tty.h
1.332 KB
June 04 2024 14:55:00
0 / 0
0644
tty_flags.h
3.66 KB
June 04 2024 14:55:00
0 / 0
0644
types.h
1.396 KB
June 04 2024 14:55:00
0 / 0
0644
udf_fs_i.h
0.619 KB
June 04 2024 14:55:00
0 / 0
0644
udp.h
1.276 KB
June 04 2024 14:55:00
0 / 0
0644
uhid.h
2.15 KB
June 04 2024 14:55:00
0 / 0
0644
uinput.h
4.998 KB
June 04 2024 14:55:00
0 / 0
0644
uio.h
0.652 KB
June 04 2024 14:55:00
0 / 0
0644
ultrasound.h
4.394 KB
June 04 2024 14:55:00
0 / 0
0644
un.h
0.233 KB
June 04 2024 14:55:00
0 / 0
0644
unistd.h
0.153 KB
June 04 2024 14:55:00
0 / 0
0644
unix_diag.h
1.099 KB
June 04 2024 14:55:00
0 / 0
0644
usbdevice_fs.h
6.78 KB
June 04 2024 14:55:00
0 / 0
0644
userfaultfd.h
6.59 KB
June 04 2024 14:55:01
0 / 0
0644
utime.h
0.148 KB
June 04 2024 14:55:01
0 / 0
0644
utsname.h
0.592 KB
June 04 2024 14:55:01
0 / 0
0644
uuid.h
1.495 KB
June 04 2024 14:55:01
0 / 0
0644
uvcvideo.h
1.604 KB
June 04 2024 14:55:01
0 / 0
0644
v4l2-common.h
2.377 KB
June 04 2024 14:55:01
0 / 0
0644
v4l2-controls.h
37.343 KB
June 04 2024 14:55:01
0 / 0
0644
v4l2-dv-timings.h
25.748 KB
June 04 2024 14:55:01
0 / 0
0644
v4l2-mediabus.h
4.554 KB
June 04 2024 14:55:01
0 / 0
0644
v4l2-subdev.h
5.273 KB
June 04 2024 14:55:01
0 / 0
0644
version.h
0.324 KB
June 04 2024 14:55:13
0 / 0
0644
veth.h
0.157 KB
June 04 2024 14:55:01
0 / 0
0644
vfio.h
26.538 KB
June 04 2024 14:55:01
0 / 0
0644
vhost.h
7.133 KB
June 04 2024 14:55:01
0 / 0
0644
videodev2.h
67.364 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_9p.h
1.993 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_balloon.h
3.711 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_blk.h
5.201 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_config.h
3.338 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_console.h
2.937 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_gpu.h
8.226 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_ids.h
2.319 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_input.h
2.447 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_net.h
9.505 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_pci.h
6.63 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_ring.h
6.183 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_rng.h
0.259 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_scsi.h
5.128 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_types.h
2.108 KB
June 04 2024 14:55:01
0 / 0
0644
virtio_vsock.h
3.014 KB
June 04 2024 14:55:01
0 / 0
0644
vm_sockets.h
5.128 KB
June 04 2024 14:55:01
0 / 0
0644
vsockmon.h
1.779 KB
June 04 2024 14:55:01
0 / 0
0644
vt.h
2.979 KB
June 04 2024 14:55:01
0 / 0
0644
vtpm_proxy.h
1.617 KB
June 04 2024 14:55:01
0 / 0
0644
wait.h
0.586 KB
June 04 2024 14:55:01
0 / 0
0644
wanrouter.h
0.381 KB
June 04 2024 14:55:01
0 / 0
0644
watchdog.h
2.219 KB
June 04 2024 14:55:01
0 / 0
0644
wimax.h
8.175 KB
June 04 2024 14:55:01
0 / 0
0644
wireless.h
41.653 KB
June 04 2024 14:55:01
0 / 0
0644
wmi.h
1.842 KB
June 04 2024 14:55:01
0 / 0
0644
x25.h
3.417 KB
June 04 2024 14:55:01
0 / 0
0644
xattr.h
2.528 KB
June 04 2024 14:55:01
0 / 0
0644
xfrm.h
10.999 KB
June 04 2024 14:55:01
0 / 0
0644