p!ranha?
Server IP : 103.169.32.36  /  Your IP : 216.73.217.13
Web Server : Apache
System : Linux web.dpmptsp 3.10.0-1160.119.1.el7.x86_64 #1 SMP Tue Jun 4 14:43:51 UTC 2024 x86_64
User : apache ( 48)
PHP Version : 5.6.40
Disable Function : NONE
MySQL : ON  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : ON  |  Sudo : ON  |  Pkexec : ON
Directory :  /usr/lib/modules/3.10.0-1160.105.1.el7.x86_64/source/include/video/

Upload File :
Curr3nt_D!r [ Writeable ] D0cum3nt_r0Ot [ Writeable ]

 
Command :
Current File : /usr/lib/modules/3.10.0-1160.105.1.el7.x86_64/source/include/video/display_timing.h
/*
 * Copyright 2012 Steffen Trumtrar <s.trumtrar@pengutronix.de>
 *
 * description of display timings
 *
 * This file is released under the GPLv2
 */

#ifndef __LINUX_DISPLAY_TIMING_H
#define __LINUX_DISPLAY_TIMING_H

#include <linux/bitops.h>
#include <linux/types.h>

enum display_flags {
	DISPLAY_FLAGS_HSYNC_LOW		= BIT(0),
	DISPLAY_FLAGS_HSYNC_HIGH	= BIT(1),
	DISPLAY_FLAGS_VSYNC_LOW		= BIT(2),
	DISPLAY_FLAGS_VSYNC_HIGH	= BIT(3),

	/* data enable flag */
	DISPLAY_FLAGS_DE_LOW		= BIT(4),
	DISPLAY_FLAGS_DE_HIGH		= BIT(5),
	/* drive data on pos. edge */
	DISPLAY_FLAGS_PIXDATA_POSEDGE	= BIT(6),
	/* drive data on neg. edge */
	DISPLAY_FLAGS_PIXDATA_NEGEDGE	= BIT(7),
	DISPLAY_FLAGS_INTERLACED	= BIT(8),
	DISPLAY_FLAGS_DOUBLESCAN	= BIT(9),
};

/*
 * A single signal can be specified via a range of minimal and maximal values
 * with a typical value, that lies somewhere inbetween.
 */
struct timing_entry {
	u32 min;
	u32 typ;
	u32 max;
};

/*
 * Single "mode" entry. This describes one set of signal timings a display can
 * have in one setting. This struct can later be converted to struct videomode
 * (see include/video/videomode.h). As each timing_entry can be defined as a
 * range, one struct display_timing may become multiple struct videomodes.
 *
 * Example: hsync active high, vsync active low
 *
 *				    Active Video
 * Video  ______________________XXXXXXXXXXXXXXXXXXXXXX_____________________
 *	  |<- sync ->|<- back ->|<----- active ----->|<- front ->|<- sync..
 *	  |	     |	 porch  |		     |	 porch	 |
 *
 * HSync _|¯¯¯¯¯¯¯¯¯¯|___________________________________________|¯¯¯¯¯¯¯¯¯
 *
 * VSync ¯|__________|¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯|_________
 */
struct display_timing {
	struct timing_entry pixelclock;

	struct timing_entry hactive;		/* hor. active video */
	struct timing_entry hfront_porch;	/* hor. front porch */
	struct timing_entry hback_porch;	/* hor. back porch */
	struct timing_entry hsync_len;		/* hor. sync len */

	struct timing_entry vactive;		/* ver. active video */
	struct timing_entry vfront_porch;	/* ver. front porch */
	struct timing_entry vback_porch;	/* ver. back porch */
	struct timing_entry vsync_len;		/* ver. sync len */

	enum display_flags flags;		/* display flags */
};

/*
 * This describes all timing settings a display provides.
 * The native_mode is the default setting for this display.
 * Drivers that can handle multiple videomodes should work with this struct and
 * convert each entry to the desired end result.
 */
struct display_timings {
	unsigned int num_timings;
	unsigned int native_mode;

	struct display_timing **timings;
};

/* get one entry from struct display_timings */
static inline struct display_timing *display_timings_get(const struct
							 display_timings *disp,
							 unsigned int index)
{
	if (disp->num_timings > index)
		return disp->timings[index];
	else
		return NULL;
}

void display_timings_release(struct display_timings *disp);

#endif
N4m3
5!z3
L45t M0d!f!3d
0wn3r / Gr0up
P3Rm!55!0n5
0pt!0n5
..
--
January 19 2024 08:12:51
0 / 0
0755
Kbuild
0 KB
November 06 2023 09:15:52
0 / 0
0644
atmel_lcdc.h
7.151 KB
November 06 2023 09:15:52
0 / 0
0644
aty128.h
13.236 KB
November 06 2023 09:15:52
0 / 0
0644
auo_k190xfb.h
2.795 KB
November 06 2023 09:15:52
0 / 0
0644
broadsheetfb.h
2.118 KB
November 06 2023 09:15:52
0 / 0
0644
cirrus.h
5.665 KB
November 06 2023 09:15:52
0 / 0
0644
cvisionppc.h
1.54 KB
November 06 2023 09:15:52
0 / 0
0644
da8xx-fb.h
1.917 KB
November 06 2023 09:15:52
0 / 0
0644
display_timing.h
2.94 KB
November 06 2023 09:15:52
0 / 0
0644
edid.h
0.185 KB
November 06 2023 09:15:52
0 / 0
0644
exynos_dp.h
1.98 KB
November 06 2023 09:15:52
0 / 0
0644
exynos_mipi_dsim.h
12.315 KB
November 06 2023 09:15:52
0 / 0
0644
gbe.h
10.545 KB
November 06 2023 09:15:52
0 / 0
0644
hecubafb.h
1.504 KB
November 06 2023 09:15:52
0 / 0
0644
iga.h
0.769 KB
November 06 2023 09:15:52
0 / 0
0644
ili9320.h
5.801 KB
November 06 2023 09:15:52
0 / 0
0644
kyro.h
2.39 KB
November 06 2023 09:15:52
0 / 0
0644
mach64.h
47.136 KB
November 06 2023 09:15:52
0 / 0
0644
maxinefb.h
1.238 KB
November 06 2023 09:15:52
0 / 0
0644
mbxfb.h
2.117 KB
November 06 2023 09:15:52
0 / 0
0644
metronomefb.h
1.484 KB
November 06 2023 09:15:52
0 / 0
0644
mipi_display.h
4.521 KB
November 06 2023 09:15:52
0 / 0
0644
mmp_disp.h
7.464 KB
November 06 2023 09:15:52
0 / 0
0644
neomagic.h
4.918 KB
November 06 2023 09:15:52
0 / 0
0644
newport.h
18.64 KB
November 06 2023 09:15:52
0 / 0
0644
of_display_timing.h
0.421 KB
November 06 2023 09:15:52
0 / 0
0644
of_videomode.h
0.358 KB
November 06 2023 09:15:52
0 / 0
0644
omap-panel-data.h
3.808 KB
November 06 2023 09:15:52
0 / 0
0644
omapdss.h
26.652 KB
November 06 2023 09:15:52
0 / 0
0644
omapvrfb.h
2.385 KB
November 06 2023 09:15:52
0 / 0
0644
permedia2.h
8.96 KB
November 06 2023 09:15:52
0 / 0
0644
platform_lcd.h
0.575 KB
November 06 2023 09:15:52
0 / 0
0644
pm3fb.h
45.312 KB
November 06 2023 09:15:52
0 / 0
0644
pmag-ba-fb.h
1.023 KB
November 06 2023 09:15:52
0 / 0
0644
pmagb-b-fb.h
2.344 KB
November 06 2023 09:15:52
0 / 0
0644
pxa168fb.h
2.728 KB
November 06 2023 09:15:52
0 / 0
0644
radeon.h
109.177 KB
November 06 2023 09:15:52
0 / 0
0644
s1d13xxxfb.h
9.949 KB
November 06 2023 09:15:52
0 / 0
0644
sa1100fb.h
1.264 KB
November 06 2023 09:15:52
0 / 0
0644
samsung_fimd.h
16.407 KB
November 06 2023 09:15:52
0 / 0
0644
sgivw.h
24.146 KB
November 06 2023 09:15:52
0 / 0
0644
sh_mipi_dsi.h
1.415 KB
November 06 2023 09:15:52
0 / 0
0644
sh_mobile_hdmi.h
1.197 KB
November 06 2023 09:15:52
0 / 0
0644
sh_mobile_lcdc.h
6.072 KB
November 06 2023 09:15:52
0 / 0
0644
sh_mobile_meram.h
2.403 KB
November 06 2023 09:15:52
0 / 0
0644
sisfb.h
1.231 KB
November 06 2023 09:15:52
0 / 0
0644
sstfb.h
11.003 KB
November 06 2023 09:15:52
0 / 0
0644
tdfx.h
5.281 KB
November 06 2023 09:15:52
0 / 0
0644
tgafb.h
6.939 KB
November 06 2023 09:15:52
0 / 0
0644
trident.h
3.196 KB
November 06 2023 09:15:52
0 / 0
0644
udlfb.h
2.781 KB
November 06 2023 09:15:52
0 / 0
0644
uvesafb.h
2.796 KB
November 06 2023 09:15:52
0 / 0
0644
vga.h
13.722 KB
November 06 2023 09:15:52
0 / 0
0644
videomode.h
1.347 KB
November 06 2023 09:15:52
0 / 0
0644
w100fb.h
3.716 KB
November 06 2023 09:15:52
0 / 0
0644