p!ranha?
Server IP : 103.169.32.36  /  Your IP : 216.73.217.13
Web Server : Apache
System : Linux web.dpmptsp 3.10.0-1160.119.1.el7.x86_64 #1 SMP Tue Jun 4 14:43:51 UTC 2024 x86_64
User : apache ( 48)
PHP Version : 5.6.40
Disable Function : NONE
MySQL : ON  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : ON  |  Sudo : ON  |  Pkexec : ON
Directory :  /usr/lib/modules/3.10.0-1160.119.1.el7.x86_64/build/include/linux/mfd/

Upload File :
Curr3nt_D!r [ Writeable ] D0cum3nt_r0Ot [ Writeable ]

 
Command :
Current File : /usr/lib/modules/3.10.0-1160.119.1.el7.x86_64/build/include/linux/mfd/tmio.h
#ifndef MFD_TMIO_H
#define MFD_TMIO_H

#include <linux/device.h>
#include <linux/fb.h>
#include <linux/io.h>
#include <linux/jiffies.h>
#include <linux/mmc/card.h>
#include <linux/platform_device.h>
#include <linux/pm_runtime.h>

#define tmio_ioread8(addr) readb(addr)
#define tmio_ioread16(addr) readw(addr)
#define tmio_ioread16_rep(r, b, l) readsw(r, b, l)
#define tmio_ioread32(addr) \
	(((u32) readw((addr))) | (((u32) readw((addr) + 2)) << 16))

#define tmio_iowrite8(val, addr) writeb((val), (addr))
#define tmio_iowrite16(val, addr) writew((val), (addr))
#define tmio_iowrite16_rep(r, b, l) writesw(r, b, l)
#define tmio_iowrite32(val, addr) \
	do { \
	writew((val),       (addr)); \
	writew((val) >> 16, (addr) + 2); \
	} while (0)

#define CNF_CMD     0x04
#define CNF_CTL_BASE   0x10
#define CNF_INT_PIN  0x3d
#define CNF_STOP_CLK_CTL 0x40
#define CNF_GCLK_CTL 0x41
#define CNF_SD_CLK_MODE 0x42
#define CNF_PIN_STATUS 0x44
#define CNF_PWR_CTL_1 0x48
#define CNF_PWR_CTL_2 0x49
#define CNF_PWR_CTL_3 0x4a
#define CNF_CARD_DETECT_MODE 0x4c
#define CNF_SD_SLOT 0x50
#define CNF_EXT_GCLK_CTL_1 0xf0
#define CNF_EXT_GCLK_CTL_2 0xf1
#define CNF_EXT_GCLK_CTL_3 0xf9
#define CNF_SD_LED_EN_1 0xfa
#define CNF_SD_LED_EN_2 0xfe

#define   SDCREN 0x2   /* Enable access to MMC CTL regs. (flag in COMMAND_REG)*/

#define sd_config_write8(base, shift, reg, val) \
	tmio_iowrite8((val), (base) + ((reg) << (shift)))
#define sd_config_write16(base, shift, reg, val) \
	tmio_iowrite16((val), (base) + ((reg) << (shift)))
#define sd_config_write32(base, shift, reg, val) \
	do { \
		tmio_iowrite16((val), (base) + ((reg) << (shift)));   \
		tmio_iowrite16((val) >> 16, (base) + ((reg + 2) << (shift))); \
	} while (0)

/* tmio MMC platform flags */
#define TMIO_MMC_WRPROTECT_DISABLE	(1 << 0)
/*
 * Some controllers can support a 2-byte block size when the bus width
 * is configured in 4-bit mode.
 */
#define TMIO_MMC_BLKSZ_2BYTES		(1 << 1)
/*
 * Some controllers can support SDIO IRQ signalling.
 */
#define TMIO_MMC_SDIO_IRQ		(1 << 2)
/*
 * Some controllers require waiting for the SD bus to become
 * idle before writing to some registers.
 */
#define TMIO_MMC_HAS_IDLE_WAIT		(1 << 4)
/*
 * A GPIO is used for card hotplug detection. We need an extra flag for this,
 * because 0 is a valid GPIO number too, and requiring users to specify
 * cd_gpio < 0 to disable GPIO hotplug would break backwards compatibility.
 */
#define TMIO_MMC_USE_GPIO_CD		(1 << 5)

/*
 * Some controllers doesn't have over 0x100 register.
 * it is used to checking accessibility of
 * CTL_SD_CARD_CLK_CTL / CTL_CLK_AND_WAIT_CTL
 */
#define TMIO_MMC_HAVE_HIGH_REG		(1 << 6)

/*
 * Some controllers have CMD12 automatically
 * issue/non-issue register
 */
#define TMIO_MMC_HAVE_CMD12_CTRL	(1 << 7)

/*
 * Some controllers needs to set 1 on SDIO status reserved bits
 */
#define TMIO_MMC_SDIO_STATUS_QUIRK	(1 << 8)

/*
 * Some controllers allows to set SDx actual clock
 */
#define TMIO_MMC_CLK_ACTUAL		(1 << 10)

int tmio_core_mmc_enable(void __iomem *cnf, int shift, unsigned long base);
int tmio_core_mmc_resume(void __iomem *cnf, int shift, unsigned long base);
void tmio_core_mmc_pwr(void __iomem *cnf, int shift, int state);
void tmio_core_mmc_clk_div(void __iomem *cnf, int shift, int state);

struct dma_chan;

/*
 * data for the MMC controller
 */
struct tmio_mmc_data {
	void				*chan_priv_tx;
	void				*chan_priv_rx;
	unsigned int			hclk;
	unsigned long			capabilities;
	unsigned long			capabilities2;
	unsigned long			flags;
	u32				ocr_mask;	/* available voltages */
	unsigned int			cd_gpio;
	int				alignment_shift;
	dma_addr_t			dma_rx_offset;
	void (*set_pwr)(struct platform_device *host, int state);
	void (*set_clk_div)(struct platform_device *host, int state);
};

/*
 * data for the NAND controller
 */
struct tmio_nand_data {
	struct nand_bbt_descr	*badblock_pattern;
	struct mtd_partition	*partition;
	unsigned int		num_partitions;
};

#define FBIO_TMIO_ACC_WRITE	0x7C639300
#define FBIO_TMIO_ACC_SYNC	0x7C639301

struct tmio_fb_data {
	int			(*lcd_set_power)(struct platform_device *fb_dev,
								bool on);
	int			(*lcd_mode)(struct platform_device *fb_dev,
					const struct fb_videomode *mode);
	int			num_modes;
	struct fb_videomode	*modes;

	/* in mm: size of screen */
	int			height;
	int			width;
};


#endif
N4m3
5!z3
L45t M0d!f!3d
0wn3r / Gr0up
P3Rm!55!0n5
0pt!0n5
..
--
September 29 2025 07:01:23
0 / 0
0755
abx500
--
September 29 2025 07:01:17
0 / 0
0755
arizona
--
September 29 2025 07:01:17
0 / 0
0755
da9052
--
September 29 2025 07:01:17
0 / 0
0755
da9055
--
September 29 2025 07:01:17
0 / 0
0755
pcf50633
--
September 29 2025 07:01:17
0 / 0
0755
pm8xxx
--
September 29 2025 07:01:17
0 / 0
0755
samsung
--
September 29 2025 07:01:17
0 / 0
0755
syscon
--
September 29 2025 07:01:17
0 / 0
0755
wm831x
--
September 29 2025 07:01:17
0 / 0
0755
wm8350
--
September 29 2025 07:01:17
0 / 0
0755
wm8994
--
September 29 2025 07:01:17
0 / 0
0755
88pm80x.h
10.035 KB
November 06 2023 09:15:52
0 / 0
0644
88pm860x.h
13.334 KB
November 06 2023 09:15:52
0 / 0
0644
aat2870.h
4.542 KB
November 06 2023 09:15:52
0 / 0
0644
ab3100.h
4.162 KB
November 06 2023 09:15:52
0 / 0
0644
abx500.h
11.754 KB
November 06 2023 09:15:52
0 / 0
0644
adp5520.h
8.3 KB
November 06 2023 09:15:52
0 / 0
0644
as3711.h
2.85 KB
November 06 2023 09:15:52
0 / 0
0644
asic3.h
12.221 KB
November 06 2023 09:15:52
0 / 0
0644
core.h
3.33 KB
November 06 2023 09:15:52
0 / 0
0644
cros_ec.h
4.868 KB
November 06 2023 09:15:52
0 / 0
0644
cros_ec_commands.h
39.509 KB
November 06 2023 09:15:52
0 / 0
0644
da903x.h
7.011 KB
November 06 2023 09:15:52
0 / 0
0644
davinci_voicecodec.h
3.368 KB
November 06 2023 09:15:52
0 / 0
0644
db8500-prcmu.h
21.787 KB
November 06 2023 09:15:52
0 / 0
0644
dbx500-prcmu.h
15.481 KB
November 06 2023 09:15:52
0 / 0
0644
ds1wm.h
0.415 KB
November 06 2023 09:15:52
0 / 0
0644
ezx-pcap.h
7.708 KB
November 06 2023 09:15:52
0 / 0
0644
htc-egpio.h
1.728 KB
November 06 2023 09:15:52
0 / 0
0644
htc-pasic3.h
1.196 KB
November 06 2023 09:15:52
0 / 0
0644
intel_msic.h
15.992 KB
November 06 2023 09:15:52
0 / 0
0644
janz.h
1.028 KB
November 06 2023 09:15:52
0 / 0
0644
lm3533.h
2.588 KB
November 06 2023 09:15:52
0 / 0
0644
lp8788-isink.h
1.189 KB
November 06 2023 09:15:52
0 / 0
0644
lp8788.h
8.844 KB
November 06 2023 09:15:52
0 / 0
0644
lpc_ich.h
1.158 KB
November 06 2023 09:15:52
0 / 0
0644
max77686-private.h
6.803 KB
November 06 2023 09:15:52
0 / 0
0644
max77686.h
2.688 KB
November 06 2023 09:15:52
0 / 0
0644
max77693-private.h
11.157 KB
November 06 2023 09:15:52
0 / 0
0644
max77693.h
1.612 KB
November 06 2023 09:15:52
0 / 0
0644
max8907.h
7.521 KB
November 06 2023 09:15:52
0 / 0
0644
max8925.h
7.178 KB
November 06 2023 09:15:52
0 / 0
0644
max8997-private.h
12.417 KB
November 06 2023 09:15:52
0 / 0
0644
max8997.h
6.057 KB
November 06 2023 09:15:52
0 / 0
0644
max8998-private.h
4.838 KB
November 06 2023 09:15:52
0 / 0
0644
max8998.h
3.755 KB
November 06 2023 09:15:52
0 / 0
0644
mc13783.h
2.874 KB
November 06 2023 09:15:52
0 / 0
0644
mc13892.h
0.916 KB
November 06 2023 09:15:52
0 / 0
0644
mc13xxx.h
6.166 KB
November 06 2023 09:15:52
0 / 0
0644
mcp.h
1.747 KB
November 06 2023 09:15:52
0 / 0
0644
menelaus.h
1.396 KB
November 06 2023 09:15:52
0 / 0
0644
palmas.h
109.979 KB
November 06 2023 09:15:52
0 / 0
0644
rc5t583.h
9.775 KB
November 06 2023 09:15:52
0 / 0
0644
rdc321x.h
0.539 KB
November 06 2023 09:15:52
0 / 0
0644
retu.h
0.706 KB
November 06 2023 09:15:52
0 / 0
0644
rtsx_common.h
1.44 KB
November 06 2023 09:15:52
0 / 0
0644
rtsx_pci.h
40.146 KB
November 06 2023 09:15:52
0 / 0
0644
rtsx_usb.h
15.951 KB
November 06 2023 09:15:52
0 / 0
0644
si476x-core.h
15.241 KB
November 06 2023 09:15:52
0 / 0
0644
si476x-platform.h
6.448 KB
November 06 2023 09:15:52
0 / 0
0644
si476x-reports.h
4.893 KB
November 06 2023 09:15:52
0 / 0
0644
smsc.h
2.853 KB
November 06 2023 09:15:52
0 / 0
0644
sta2x11-mfd.h
18.72 KB
November 06 2023 09:15:52
0 / 0
0644
stmpe.h
6.642 KB
November 06 2023 09:15:52
0 / 0
0644
syscon.h
0.854 KB
November 06 2023 09:15:52
0 / 0
0644
t7l66xb.h
0.798 KB
November 06 2023 09:15:52
0 / 0
0644
tc3589x.h
5.674 KB
November 06 2023 09:15:52
0 / 0
0644
tc6387xb.h
0.504 KB
November 06 2023 09:15:52
0 / 0
0644
tc6393xb.h
1.512 KB
November 06 2023 09:15:52
0 / 0
0644
ti_am335x_tscadc.h
4.333 KB
November 06 2023 09:15:52
0 / 0
0644
ti_ssp.h
2.818 KB
November 06 2023 09:15:52
0 / 0
0644
tmio.h
4.211 KB
November 06 2023 09:15:52
0 / 0
0644
tps6105x.h
3.214 KB
November 06 2023 09:15:52
0 / 0
0644
tps6507x.h
4.961 KB
November 06 2023 09:15:52
0 / 0
0644
tps65090.h
3.473 KB
November 06 2023 09:15:52
0 / 0
0644
tps65217.h
8.557 KB
November 06 2023 09:15:52
0 / 0
0644
tps6586x.h
2.466 KB
November 06 2023 09:15:52
0 / 0
0644
tps65910.h
30.581 KB
November 06 2023 09:15:52
0 / 0
0644
tps65912.h
9.439 KB
November 06 2023 09:15:52
0 / 0
0644
tps80031.h
19.589 KB
November 06 2023 09:15:52
0 / 0
0644
twl4030-audio.h
8.536 KB
November 06 2023 09:15:52
0 / 0
0644
twl6040.h
6.809 KB
November 06 2023 09:15:52
0 / 0
0644
ucb1x00.h
6.545 KB
November 06 2023 09:15:52
0 / 0
0644
viperboard.h
2.951 KB
November 06 2023 09:15:52
0 / 0
0644
wl1273-core.h
8.297 KB
November 06 2023 09:15:52
0 / 0
0644
wm8400-audio.h
69.796 KB
November 06 2023 09:15:52
0 / 0
0644
wm8400-private.h
58.035 KB
November 06 2023 09:15:52
0 / 0
0644
wm8400.h
1.185 KB
November 06 2023 09:15:52
0 / 0
0644