Server IP : 103.169.32.36 / Your IP : 216.73.217.13 Web Server : Apache System : Linux web.dpmptsp 3.10.0-1160.119.1.el7.x86_64 #1 SMP Tue Jun 4 14:43:51 UTC 2024 x86_64 User : apache ( 48) PHP Version : 5.6.40 Disable Function : NONE MySQL : ON | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /usr/lib/modules/3.10.0-1160.119.1.el7.x86_64/build/include/uapi/drm/ |
Upload File : |
| Current File : /usr/lib/modules/3.10.0-1160.119.1.el7.x86_64/build/include/uapi/drm/drm_sarea.h |
/**
* \file drm_sarea.h
* \brief SAREA definitions
*
* \author Michel Dänzer <michel@daenzer.net>
*/
/*
* Copyright 2002 Tungsten Graphics, Inc., Cedar Park, Texas.
* All Rights Reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _DRM_SAREA_H_
#define _DRM_SAREA_H_
#include "drm.h"
#if defined(__cplusplus)
extern "C" {
#endif
/* SAREA area needs to be at least a page */
#if defined(__alpha__)
#define SAREA_MAX 0x2000U
#elif defined(__mips__)
#define SAREA_MAX 0x4000U
#elif defined(__ia64__)
#define SAREA_MAX 0x10000U /* 64kB */
#else
/* Intel 830M driver needs at least 8k SAREA */
#define SAREA_MAX 0x2000U
#endif
/** Maximum number of drawables in the SAREA */
#define SAREA_MAX_DRAWABLES 256
#define SAREA_DRAWABLE_CLAIMED_ENTRY 0x80000000
/** SAREA drawable */
struct drm_sarea_drawable {
unsigned int stamp;
unsigned int flags;
};
/** SAREA frame */
struct drm_sarea_frame {
unsigned int x;
unsigned int y;
unsigned int width;
unsigned int height;
unsigned int fullscreen;
};
/** SAREA */
struct drm_sarea {
/** first thing is always the DRM locking structure */
struct drm_hw_lock lock;
/** \todo Use readers/writer lock for drm_sarea::drawable_lock */
struct drm_hw_lock drawable_lock;
struct drm_sarea_drawable drawableTable[SAREA_MAX_DRAWABLES]; /**< drawables */
struct drm_sarea_frame frame; /**< frame */
drm_context_t dummy_context;
};
#ifndef __KERNEL__
typedef struct drm_sarea_drawable drm_sarea_drawable_t;
typedef struct drm_sarea_frame drm_sarea_frame_t;
typedef struct drm_sarea drm_sarea_t;
#endif
#if defined(__cplusplus)
}
#endif
#endif /* _DRM_SAREA_H_ */
| N4m3 |
5!z3 |
L45t M0d!f!3d |
0wn3r / Gr0up |
P3Rm!55!0n5 |
0pt!0n5 |
| .. |
-- |
September 29 2025 07:01:25 |
0 / 0 |
0755 |
|
| | | | | |
| Kbuild |
0.463 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| amdgpu_drm.h |
29.023 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| drm.h |
30.617 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| drm_fourcc.h |
27.111 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| drm_mode.h |
24.315 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| drm_sarea.h |
2.742 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| exynos_drm.h |
10.886 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| i810_drm.h |
9.825 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| i915_drm.h |
56.128 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| mga_drm.h |
12.712 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| nouveau_drm.h |
4.733 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| omap_drm.h |
4.044 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| qxl_drm.h |
4.034 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| r128_drm.h |
9.807 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| radeon_drm.h |
37.415 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| savage_drm.h |
7.022 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| sis_drm.h |
2.575 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| tegra_drm.h |
14.538 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| vgem_drm.h |
1.939 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| via_drm.h |
8.152 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| virtgpu_drm.h |
4.893 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|
| vmwgfx_drm.h |
34.563 KB |
November 06 2023 09:15:52 |
0 / 0 |
0644 |
|